all repos — nand2tetris @ f75e04cfd808fd4827839ed6751d65227550fe8c

my nand2tetris progress

projects/03/b/RAM512.hdl

 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
// This file is part of the materials accompanying the book 
// "The Elements of Computing Systems" by Nisan and Schocken, 
// MIT Press. Book site: www.idc.ac.il/tecs
// File name: projects/03/b/RAM512.hdl

/**
 * Memory of 512 registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[6..8], a=load0, b=load1, c=load2, d=load3,
                                         e=load4, f=load5, g=load6, h=load7);

    RAM64(in=in, load=load0, address=address[0..5], out=ram0);
    RAM64(in=in, load=load1, address=address[0..5], out=ram1);
    RAM64(in=in, load=load2, address=address[0..5], out=ram2);
    RAM64(in=in, load=load3, address=address[0..5], out=ram3);
    RAM64(in=in, load=load4, address=address[0..5], out=ram4);
    RAM64(in=in, load=load5, address=address[0..5], out=ram5);
    RAM64(in=in, load=load6, address=address[0..5], out=ram6);
    RAM64(in=in, load=load7, address=address[0..5], out=ram7);

    Mux8Way16(a=ram0, b=ram1, c=ram2, d=ram3, e=ram4, f=ram5, g=ram6, h=ram7,
              sel=address[6..8], out=out);
}